

US00RE37982E

(19) United States

(12) Reissued Patent

Yu

(10) Patent Number:

US RE37,982 E

(45) Date of Reissued Patent:

Feb. 11, 2003

(54) METHOD FOR PREVENTING **ELECTROSTATIC DISCHARGE FAILURE IN** AN INTEGRATED CIRCUIT PACKAGE

- Inventor: Ta-Lee Yu, Hsinchu (TW)
- Assignee: Winbond Electronics Corp., Hsinchu (TW)
- Appl. No.: 09/498,126
- Feb. 2, 2000 Filed:

Related U.S. Patent Documents

Reissue	of:	•

(64) Patent No.: Issued:

5,715,127

Appl. No.:

Feb. 3, 1998 08/642,194

Filed:

May 6, 1996

	, _		
(51)	Int. Cl.	H ₀₂ H	3/22
			<u>.</u>

- 361/212, 91.5, 91.8, 220; 257/355, 357, 360, 361, 491, 546, 786

(56) References Cited

U.S. PATENT DOCUMENTS

4,819,047 A * 4/1989 Gilfeather et al. 257/357

4,870,530	Α	*	9/1989	Hurst et al.	257/362
4,878,145	Α	•	10/1989	Lace	361/118
5,012,317	Α	*	4/1991	Rountre	257/154
5,034,845	Α	•	7/1991	Murakami	361/111
5,159,518	Α	*	10/1992	Roy	257/357
5,515,225	Α	•	5/1996	Gens et al	361/111
5,712,753	Α	•	1/1998	Ych et al	. 361/56
5,818,086	Α	*	10/1998	Lin et al	257/355
5,869,870	Α	*	2/1999	Lin	257/355
5,978,197	A	•	11/1999	Chan	361/111
6,025,631	Α	•	2/2000	Lin	257/355
6,043,539	A	*	3/2000	Sugasawara	257/357
6,107,681	Α	*	8/2000	Lin	257/693
•					

* cited by examiner

Primary Examiner—Ronald W. Leja

(74) Attorney, Agent, or Firm-Fish & Richardson P.C.

(57) **ABSTRACT**

An integrated circuit package includes a semiconductor chip, bonding pads on the semiconductor chip, a metal lead frame containing electrically with the semiconductor chip, a plurality of wired pins wire-bonded respectively to the bonding pads, and at least one non-wired pin. The non-wired pin is wire-bonded to the metal lead frame to prevent electrostatic discharge failure of the integrated circuit package due to electrostatic discharge stressing of the non-wired pin.

31 Claims, 4 Drawing Sheets

